next up previous
Next: Final Documentation and Demo Up: No Title Previous: Wiring the Xilinx Chip


Instead of a full pre-lab, there will be a checkpoint during your lab the week of December 1st. This checkpoint will consist of the state diagram of the control state machine. You must have a state diagram showing how you plan to control the processor and have this checked off by a TA before or during this week. It is vital to make sure you are on the right track with this one! There will not be much time to back up and fix things later!

Erik Brunvand
Sat Nov 29 15:21:21 MST 1997