next up previous
Next: Overview

CS 361 -- Digital Design
Lab 8 -- Finite State Controller, Datapath, Xilinx Parts
Pre-lab State Diagram Check-Off due in lab week of December 1st.
Lab documentation due via electronic 361handin on Friday, December 12th (last day of class)






Erik Brunvand
Sat Nov 29 15:21:21 MST 1997